Abstract-Temporal noise sets the fundamental limit on image sensor performance, especially under low illumination and in video applications. In a CCD image sensor, temporal noise is primarily due to the photodetector shot noise and the output amplifier thermal and 1 noise. CMOS image sensors suffer from higher noise than CCDs due to the additional pixel and column amplifier transistor thermal and 1 noise. Noise analysis is further complicated by the time-varying circuit models, the fact that the reset transistor operates in subthreshold during reset, and the nonlinearity of the charge to voltage conversion, which is becoming more pronounced as CMOS technology scales. The paper presents a detailed and rigorous analysis of temporal noise due to thermal and shot noise sources in CMOS active pixel sensor (APS) that takes into consideration these complicating factors. Performing time-domain analysis, instead of the more traditional frequency-domain analysis, we find that the reset noise power due to thermal noise is at most half of its commonly quoted value. This result is corroborated by several published experimental data including data presented in this paper. The lower reset noise, however, comes at the expense of image lag. We find that alternative reset methods such as overdriving the reset transistor gate or using a pMOS transistor can alleviate lag, but at the expense of doubling the reset noise power. We propose a new reset method that alleviates lag without increasing reset noise.
I. INTRODUCTION
T EMPORAL noise sets the fundamental limit on image sensor performance, especially under low illumination and in video applications. In a CCD image sensor, temporal noise is primarily due to the photodetector shot noise and the output amplifier thermal and noise. In a CMOS active pixel sensor (APS) several additional sources contribute to temporal noise. These include the pixel reset, follower, and access transistor thermal, shot, and noise and the column amplifier thermal and noise. Hand analysis of the noise in CCDs and CMOS APS have been published by several authors [1] - [7] . Their analysis shows that at low illumination the dominant source of noise is reset and readout transistors, while at high Manuscript received June 15, 1999 Publisher Item Identifier S 0018-9200(01)00437-1.
illumination the dominant source of noise is the photodiode shot noise. The noise power due to the reset transistor, which is sampled at the end of reset, is often quoted to be . Several authors [8] , [9] , however, reported that the measured reset noise is significantly smaller than . In analyzing noise due to photodiode shot noise, one typically assumes that the photodiode charge to voltage relation is linear. As supply voltage scales with CMOS technology, this relation, however, becomes increasingly nonlinear.
In this paper, we present a detailed and rigorous analysis of noise due to thermal and shot noise sources in photodiode APS that takes into consideration these complicating factors. We show that during reset the reset transistor operates in subthreshold and steady state is not achieved. As a result, the conventional frequency domain noise analysis method cannot be applied. To calculate reset noise power we consider the time-varying reset circuit model and perform time-domain noise analysis using the MOS transistor subthreshold noise model [10] . We show that reset noise power is at most half of its commonly quoted value, which corroborates the published experimental results. The lower reset noise, however, comes at the expense of image lag. Since steady state is not reached during reset, the final photodiode reset voltage depends on its initial value. This problem can be alleviated by overdriving the gate of the reset transistor or by using a pMOS instead of an nMOS transistor for reset. These techniques, however, double the reset noise power. We propose a new "pseudo-flash" reset method, which can alleviate image lag without increasing reset noise. A similar technique was independently developed by Pain et al. [11] . We then present an analysis of photodiode shot noise that takes into consideration the nonlinearity of the photodiode charge to voltage conversion. We again perform time-domain noise analysis using a time-varying circuit model. We find that the nonlinearity actually improves the signal-to-noise ratio (SNR) at high illumination. We present experimental results from test structures fabricated in 0.35-CMOS processes. We find that the measured reset noise mean square value is indeed close to , and that the measured SNR value matches well with our hand analysis.
The rest of the paper is organized as follows. In Section II we describe the circuit and operation of the photodiode APS analyzed in the paper. In Section III we present our analysis of reset noise. In Section IV we discuss the image lag due to incomplete reset and present our pseudo-flash reset method. In Section V we present the analysis of the photodiode shot noise that takes into consideration the nonlinearity of the photodiode charge to voltage conversion. For completeness, in Section VI we use HSPICE to estimate the noise contributions of the follower, access and column amplifier transistors. We find that the contributions of these transistors to the noise is negligible compared to reset and photodiode shot noise. Finally, in Section VII, we present our experimental results.
We note here that this paper provides a more complete treatment of our results than our earlier conference paper [12] . In particular, the conference paper did not contain any of the key derivations, included only partial testing results, and did not address reset induced image lag or discuss the pseudo-flash reset scheme.
II. PHOTODIODE APS CIRCUIT AND OPERATION
The photodiode APS circuit we analyze in this paper is shown in Fig. 1 . Each pixel comprises a photodiode, a reset transistor M1, a source follower transistor M2, and an access transistor M3. Column circuits include a bias transistor M4, which acts as the source-follower amplifier current source, and a storage capacitor . The operation of the sensor is described in Fig. 1 . The sensor is read out one row at a time. At the end of each row's integration time, the pixel values are stored in the column capacitors . The row is then reset and the stored pixel values are read out via the column multiplexer. Correlated double sampling, which is typically performed to reduce fixed pattern noise (FPN), is not shown in the timing diagrams. Its effect on temporal noise can be readily analyzed using the results derived in the paper.
We are interested in finding the input-referred rms noise value in volts. To compute it, we sum up the input-referred noise power contributions of each phase of the APS operation, i.e., reset, integration, and readout. Noise generated during reset and integration are sampled onto , and then transferred to the output during readout. We do not analyze the effect of the noise due to the photodetector and reset transistor here. We also ignore the fact that the reset noise voltage decays during integration and before it is sampled.
III. NOISE DURING RESET
During reset, the gate of the reset transistor M1 is set to a high voltage, typically . At the beginning of reset, M1 is either operating in the saturation region or in subthreshold depending on the photodiode voltage at the end of integration. If the photodiode voltage is low enough, M1 is in saturation at first and for a very short amount of time before it goes into subthreshold for the rest of reset.
The circuit noise model during reset is shown in Fig. 2 . The current source models the transistor shot noise, while the current source models the shot noise due to photodiode dark current and photocurrent . In subthreshold, can be modeled as a white Gaussian noise process with the twosided power spectral density (PSD) [10] ( 1) where is the drain current of M1. The photodiode noise source is also mainly due to shot noise and has the PSD
If the reset time is sufficiently greater than the settling time , i.e., the time at which the transistor subthreshold current equals the photodiode current , then steady state is achieved and the average reset noise power is given by (3) where and are the transconductances of M1 in subthreshold, and the factor of 2 is due to the fact that in steady state . Performing the integral we get that
Since in subthreshold , we get , which is the same as the often quoted reset noise value.
This analysis, however, holds only if steady state is achieved during reset, which can only occur if the settling time is shorter than the reset time. To find out whether the circuit is in steady state, we need compute the settling time . Applying Kirchhoff's current law we get that (5) where and is the photodiode voltage. Assuming that the signal is much larger than the noise we can express the photodiode voltage during reset as the sum of a signal voltage and a noise voltage , i.e., , and approximate the capacitance . With these approximations, we can write the signal part of (5) as (6) Solving this equation, as detailed in Appendix A, we get the graph in Fig. 3 , which shows that the settling time ms even for very high photocurrents. This settling time is much larger than the typical reset time, which is typically in the few microseconds range. Therefore steady state is not achieved during reset and we must analyze the reset noise for a timevarying circuit using time-domain analysis. We first note that is a function of . Linearizing around the signal voltage we get that , where is the total transistor transconductance. The noise part of (5) is thus given by (7) Note that this is a general first-order linear differential equation and the solution at the end of reset can be expressed as a functional of the noise source current (8) When the noise autocorrelation function is a function, which is the case for thermal and shot noise, we get that (9) where is the PSD of the (white) noise source. For a more general noise process, a similar formula was derived in [13] . It can be readily verified from (9) that the contribution from the noise above threshold is extremely small, and can thus be ignored. We can also ignore the shot noise associated with , since these currents are much smaller than the reset transistor drain current. With these simplifying assumptions, , and is a constant, which we denote by . To find , we need to evaluate the inner integral in (9) . To calculate , we need to calculate the signal voltage using (28) as detailed in Appendix A. Given that , we can approximate (28) by (10) where , , is the transition voltage, and corresponds to the time when the reset transistor enters subthreshold. We let be the thermal time, i.e., the time to charge the photodiode capacitance to using . Substituting in the -characteristics of the MOS transistor in subthreshold, we get that (11) Now evaluating the inner integral in (9) with replacing , and we get that (12) Substituting into (9), we get that the mean square noise voltage at the end of reset is given by (13) Thus the mean square reset noise voltage is less than of the often quoted value. Since is typically in the few microsecond range, while ns and ns for our test structure circuit, the mean square reset noise voltage value is in fact very close to . For example, assuming fF, which is consistent with the circuit in our test structure discussed in Section VII, we get an input-referred rms reset noise voltage of 303 V at room temperature.
The intuitive reason for the result is twofold. First, by inspecting (9) we see that the noise decays exponentially while it is being integrated onto . In subthreshold where the transistor -relation is exponential, the decay and integration balance each other and the circuit is in "virtual" steady state. The second reason is that in the case we are considering, shot noise due to the reset transistor drain current dominates, which in steady state contributes only [14] . Now, if reset time is long enough, steady state is eventually reached and, as mentioned earlier, the noise power becomes . This can be verified using conventional frequency-domain analysis or time-domain analysis as detailed in Appendix B.
IV. IMAGE LAG DUE TO INCOMPLETE RESET
In the previous section, we found that reset noise power is at most half of its commonly quoted value. This reduction in noise, however, comes at the expense of image lag. Since steady state is not reached, the final reset voltage can depend on the photodiode voltage at the beginning of reset resulting in image lag. 1 In this section, we explore the image lag problem, and propose a new reset method, which alleviates lag without increasing reset noise.
To analyze image lag, we assume the standard APS circuit and operation described in Section II. In Fig. 4 , we plot the simulated photodiode voltage waveform for four different frame-toframe illumination conditions assuming integration time ms, reset time s, dark current fA, and bright level photocurrent fA. The bright condition in the figure refers to the case where the photodiode voltage at the end of integration is low enough so that at the beginning of the next reset, the reset transistor operates above threshold.
As can be seen, if the first frame is bright, then the final reset voltages for the two frames are the same. On the other hand, if the first frame is dark, the final reset voltage for the second frame is noticeably different from that of the first frame, resulting in image lag. To see why, note that at the beginning of reset, following a bright frame, the reset transistor operates above threshold (for ns). Therefore it reaches the transition voltage very quickly and spends almost all of the reset time in subthreshold. Thus, the final reset voltage is virtually independent of the initial photodiode voltage. For example, assuming a 1 s reset time, the final reset voltage can only vary by at most 5 V as a function of the brightness of the previous frame, which is much smaller than the reset noise.
Reset induced image lag can be eliminated using a pMOS reset transistor or by overdriving the reset transistor gate as shown in Fig. 5 . In both cases, the reset transistor operates in the linear region during reset. Thus the final reset voltage is , independent of the initial photodiode voltage, and lag is eliminated. However, reset noise is significantly increased. First, the noise due to the reset transistor is increased to . Second, noise may be introduced due to the resistive coupling to the supply voltage [9] . Using a pMOS transistor also has the disadvantage of increased pixel area.
To achieve both low reset noise and low lag, we propose the new reset method shown in Fig. 6 . The reset transistor drain is connected to a signal called Reset_dr instead of directly to the supply voltage . As shown in the figure, Reset_dr is dropped to a low voltage, e.g., ground, at the beginning of reset. This "pseudo-flash" operation ensures that the reset transistor always starts above threshold, thus eliminating lag. At the same time, reset noise is not increased and is still equal to .
V. NOISE DURING INTEGRATION
During integration, shot noise due to the dark current and photocurrent dominates, with PSD . To analyze noise generated during integration we again consider (5) but with the reset transistor turned off. If we assume that the photodiode capacitance is constant over the integration time, it is easy to show that the mean square value of the noise voltage sampled at the end of integration, i.e., at , is given by (14) The photodiode capacitance, however, is a function of its reverse bias voltage and can thus change significantly over integration time. So again we need to perform time-domain noise analysis. Assuming that the noise is much smaller than the signal, we can write the noise part of (5) as (15) where is the varying capacitance induced conductance. This again is a general first-order linear differential equation and the mean square value of at the end of integration is given by (16) Note that (14) follows from this more general equation if we assume that is constant during integration. To take the dependency of the photodiode capacitance on the reverse bias voltage into consideration, we make the simplifying assumption of an abrupt pn-junction to get that (17) where is the built-in junction potential, and is the voltage on at the beginning of integration. Solving the signal part of (5) during integration, we find that (18) The square term in (18) shows that the signal is actually reduced by the nonlinearity. We can now explicitly express as a function of to get (19) Thus we have (20) Substituting (18)- (20) into (16), we get that the mean square noise voltage at the end of integration is given by (21) To demonstrate the effect of varying capacitance during integration, we consider an example with V, fF, fA, V, and ms. These numbers are consistent with the parameters of our test structure circuit and experiments. Fig. 7 plots the signal and the input-referred rms value of the noise as a function of the photocurrent for both constant and varying . Note that the effect of the nonlinearity is only pronounced for large signal values, and results in reduction of both the signal and the noise. The SNR, however, improves as we shall see later. As technology scales or when employing certain high dynamic range schemes [7] , the nonlinearity effects on SNR cannot be ignored.
VI. NOISE DURING READOUT
During readout, noise is due to transistors M2, M3, M4, and the column and chip level circuits thermal and noise. Ignoring the noise contributions of the column and chip level circuits, which are very small, and the noise, readout noise can be easily computed via the small-signal circuit in Fig. 8 . In this figure, , , and are the thermal noise sources associated with M2, M3, and M4, respectively, and are the transconductances of M2 and M4, is the channel conductance of M3, and is the column storage capacitance including the bitline capacitance. Assuming steady state, which is well justified here, it can be easily shown that the bitline-referred mean square noise voltages due to M2, M3, and M4 are given by (22) (23) and (24) respectively. These equations show that different noise sources are associated with different noise bandwidth, and thus have different effects on the bitline-referred noise.
To obtain more accurate results for noise during readout (including noise), we use HSPICE. We sweep the IN voltage, perform dc analysis to determine the circuit bias point for each IN voltage value, and then perform ac noise analysis. Using this methodology, we simulated our APS circuit including the column and chip level circuits [16] . As expected, the noise contributions from column and chip level circuits were found to be very small. To compare the contributions of M2, M3, and M4 during readout we plot the simulated output-referred PSD for each in Fig. 9 . Note that except when the IN voltage is near its reset value, the noise from M3 is several orders of magnitude lower than the noise from M2 and M4. Summing up the contributions from the three transistors to the total output noise, we find that the output-referred rms noise voltage from the readout stage to be around 63 V, independent of the IN voltage value. Using the simulated IN to OUT voltage gain value of 0.81, this is equivalent to an input-referred value of 78 V.
VII. EXPERIMENTAL RESULTS
In this section, we present noise measurement results, and compare them to the analysis results presented in the previous sections. The measurements are obtained from our pixel APS test structure [16] , which were fabricated in a 0.35-standard digital CMOS process. A summary of the main sensor characteristics are provided in Table I . The characterization setup is the same as the setup we used to perform QE [17] and FPN [18] measurements. The analog output from our sensor is first amplified using a low noise amplifier (LNA), then digitized using a 16-bit ADC.
To measure noise, special care is taken to reduce environmental interference, which can be caused by light source fluctuations, temperature fluctuations, electromagnetic interference, etc. To do so, we housed the setup in a well air-conditioned dark room. We used a light source with intensity fluctuations of less than 0.5%. Temperature and light intensity were recorded each time data was taken. We repeated the measurements many times so that any remaining environmental interference can be averaged out.
In taking the noise measurements we first determined the board level noise, including the LNA noise and ADC quantization noise. This was done by directly driving OUT with a low-noise dc voltage source. The measured output-referred rms noise voltage was found to be 82 V, which is comparable to the estimated readout stage noise, but much lower than the reset noise. As a result, reset noise can still be accurately measured.
To measure the reset noise, we reset the pixel and sample the output voltage twice. Each sample can be expressed as the sum of two components, the reset noise and other noise. The reset noise is the same, while the other noise is uncorrelated. By repeating these measurements we estimate both the reset noise power and the other noise power accurately. The rms reset noise voltage was estimated to be 262 V, while the other noise was estimated to be 113 V. Using the simulated IN to OUT voltage gain of 0.81, we get an estimated input-referred rms reset noise voltage of 323 V, which is very close to the 303 V given by , and much lower than the value of 428 V. The experiment was repeated at several reset times ranging from 1 to 10 s and under several low illumination levels. We could not perform the noise measurement at steady-state condition, since the required reset time exceeded the longest reset time of one second allowed by our pattern generator.
We also measured the overall rms noise voltage at different signal levels. In Fig. 10 we plot the measured and the calculated SNR versus the output signal. Two calculated SNR curves are given, one assuming constant photodiode capacitance and the other assuming varying photodiode capacitance as discussed in Section V. Note that the measured SNR curve is very close to the calculated curve assuming varying capacitance, but that the curve assuming constant capacitance becomes slightly lower than the others at high illumination levels.
To illustrate the image lag caused by incomplete reset as described in Section IV, we performed experiments under dark and bright conditions. In Fig. 11 we plot the measured final reset voltage averaged over many trials and the simulated photodiode voltage (as indicated by the dashed lines) for five consecutive frames. The figure confirms that lag occurs following a dark frame. We repeated the bright experiment under several illumination levels and did not observe any image lag. We could not test our pseudo-flash reset method, since in our implementation the drain of the reset transistor was permanently connected to .
VIII. CONCLUSION
We presented a detailed and rigorous analysis of noise in CMOS photodiode APS. We found that typical reset times are not long enough to achieve steady state. Using time-domain analysis, we found that reset noise is very close to . This result, we believe, explains the discrepancy between measured reset noise and the commonly quoted value. We proposed a new pseudo-flash reset method that alleviates image lag due to incomplete reset without increasing reset noise. We analyzed noise due to the photodetector shot noise taking nonlinearity into consideration and found that nonlinearity improves SNR at high illumination. Finally, we presented experimental results obtained from test structures that were fabricated in 0.35-CMOS processes, which corroborate the results of our theoretical analysis.
APPENDIX A RESET SETTLING TIME
To calculate settling time, we first find the time at which the reset transistor transitions from above to below threshold. The reset transistor then operates in subthreshold for a period of until it reaches steady state, i.e., until its drain current almost equals . While the reset transistor is operating above threshold, its drain current is given by (25) where the threshold voltage (26) For most of the reset time, M1 operates in subthreshold, and can be expressed as [19] (27) where is the gate voltage, is the drain voltage, is the source voltage, is the bulk voltage, is the gate efficiency factor, , and is a constant that depends on the transistor threshold voltage.
The transition between above and below threshold occurs when the currents calculated using (25) and (27) are equal. Assuming the test structure circuit parameter values, the voltage at which this transition occurs, i.e., the transition voltage V and is ns even when the photodiode voltage is very low.
To find , we first set V and assume that the capacitance , i.e., is independent of . Defining and substituting from (27) into (6) then solving it, we get that (28) where , and time is shifted such that corresponds to the time when the reset transistor enters subthreshold.
Combining (28) and (27) we can explicitly write as a function of time. Now assuming that steady state is achieved for , we find that
Thus we get the settling time , which is more than 1 ms for typical illumination conditions.
APPENDIX B DERIVATION OF RESET NOISE USING TIME-DOMAIN ANALYSIS
To simplify notation we define . The autocorrelation function of the shot noise is thus given by Now define , then for . Using (9) we get the mean square noise voltage (30) The first term of the above equation is derived in the same way we derived (13) . It is due to the reset transistor shot noise during the nonsteady-state period. Similarly, the second term is due to the photodiode shot noise during the nonsteady-state period. Using [see (11) in the main text], we get that . As expected the second term is smaller than the first, since for . The last term represents the noise generated during . As , approaches zero and the first two terms vanish. This confirms that the noise generated before finally decays to zero. The last term on the other hand approaches , which is the same as the steady-state result obtained using frequency-domain analysis. We now verify that the above derivation also leads to for . It is clear that in this case the third term of (30) does not exist. The second term can be ignored, since , . This leaves us with the first term which is equal to the right-hand side of (13) .
